# Modeling and Mitigation of Multi-Loops Related Device Overvoltage in Three Level Active Neutral Point Clamped Converter 

Handong Gui, Student Member, IEEE, Ruirui Chen, Student Member, IEEE, Zheyu Zhang, Senior Member, IEEE, Jiahao Niu, Student Member, IEEE, Ren Ren, Student Member, IEEE, Bo Liu, Member, IEEE, Leon M. Tolbert, Fellow, IEEE, Fei (Fred) Wang, Fellow, IEEE, Daniel Costinett, Senior Member, IEEE, Benjamin J. Blalock, Senior Member, IEEE, and Benjamin B. Choi


#### Abstract

This paper establishes an analytical model for the device drain-source overvoltage related to the two loops in three level active neutral point clamped (3L-ANPC) converters. Taking into account the non-linear device output capacitance, two commonly used modulations are investigated in detail. The result shows that the line switching frequency device usually has higher overvoltage, and the switching speed of the high switching frequency device is not strongly influenced by the multiple loops. By keeping the non-active clamping switch off, the effect of the non-linear device output capacitance can be significantly mitigated, which helps reduce the overvoltage. Moreover, the loop inductance can be reduced with vertical loop layout and magnetic cancellation in PCB and busbar design. A 500 kVA 3L-ANPC converter using SiC MOSFETs is built and tested. The experimental results validate the overvoltage model of the two modulations as well as the busbar design. With the non-active clamping switch off, the overvoltage of both the high and line switching frequency devices is significantly reduced, which helps achieve higher switching speed.


## I. Introduction

Compared to the conventional two level (2L) converters, three level (3L) converters own the merits of lower device voltage rating, better harmonic spectrum, lower EMI noise, higher switching speed capability, and better dynamic response [1], [2]. Among 3L converter topologies, the neutral point clamped (NPC) converter is a popular candidate for medium voltage and high power applications such as grid tied solar inverters, motor drives, and electric transportation systems. In applications requiring higher efficiency or flexible power flow

[^0]

Fig. 1. Topology of 3L-ANPC converter.
control, the active neutral point clamped (ANPC) converter is proposed by replacing the diodes in the NPC converter with the active switches like MOSFETs or IGBTs [3-5]. The topology of a 3L ANPC converter is plotted in Fig. 1.

Conventionally, Si IGBTs are the main power switches adopted in high power 3L-ANPC converters. Recently, with the development of wide bandgap (WBG) technology, silicon carbide ( SiC ) MOSFETs have been attracting more and more attention. Compared with Si IGBTs, SiC MOSFETs exhibit higher switching speed and can achieve lower switching loss with the same switching frequency [6], [7]. However, the higher $d i / d t$ and $d v / d t$ during the switching transient also introduces worse resonance and voltage/current spikes because of the parasitics in the power loop. These resonances and spikes not only deteriorate EMC, but also can cause device failure when they exceed the device ratings [8-10]. This issue becomes even more severe and complicated in multi-level topologies since they have multiple loops.

Extensive work has been conducted to analyze, model and minimize the device overvoltage [10-13]. However, they are mainly based on 2 L configuration and do not consider the multi-loop impact. Several studies focused on switching loops in 3L-ANPC converters [14-17]. Two commonly used modulations are compared in [14] to evaluate the loss distribution with different switching loops. The multi-loop influence on loss, harmonics and overvoltage is analyzed in [15]. The overvoltage issue in the 3L-ANPC converter and its causes are investigated in [16], while [17] provides a solution for the overvoltage mitigation. However, there is still the lack of analytical model that can explain the coupling effect among different loops and build the relationship between the overvoltage and the parasitics for the 3L-ANPC converter.

## IEEE POWER ELECTRONICS REGULAR PAPER

Based on the review and analysis above, this paper establishes an analytical overvoltage model for 3L-ANPC converters with two commonly used modulations, which considers the effect of multi-loops and non-linear device output capacitance. Based on the model, the overvoltage and switching speed relationship between the high and line switching frequency devices caused by the multi-loops is investigated in detail. Moreover, a design recommendation is provided for the PCB and busbar layout of the 3L-ANPC converter to reduce the parasitic inductance.

This paper is organized as follows. Section II presents the comparison of multiple loops in different modulations. Section III and IV build the analytical model for the two commonly used modulations with different non-active switch states. Section V provides the design considerations in PCB and busbar layout to reduce the parasitic inductance. Section VI demonstrates the experimental results of the overvoltage comparison with different modulations, and Section VII gives a conclusion.

## II. Modulation Schemes and Loop Analysis of 3LANPC CONVERTER

According to the switch states transition, there are two main types of fundamental modulation schemes for a 3L-ANPC converter single phase leg. For the modulation 1 in Fig. 2(a), during half line period, the outer switch $\left(S_{1 L}\right)$ and the clamping switch $\left(S_{3 L}\right)$ operate complementarily at high switching frequency. The inner switches ( $S_{2 H}$ and $S_{2 L}$ ) also operate complementarily but at line switching frequency [14], [18-22]. As a result, the high switching speed commutation occurs between the outer and clamping switches ( $S_{3 L}$ and $S_{1 L}$ ), and the commutation loop only includes these two switches. Compared with the other modulation scheme, it involves fewer switches and has a shorter loop length. Therefore, the loop in modulation 1 is called the short loop. Note that in the other half phase leg, the clamping switch ( $S_{3 H}$ in Fig. 2) can be kept either in on state (modulation 1-A), or in off state (modulation 1-B). For modulation $1-B$, special attention should be paid to the transition between positive and negative half line cycles. The control proposed in [20] can be adopted to guarantee a smooth transition.

The other modulation scheme (modulation 2) is drawn in Fig. 2(b). In contrast with modulation 1, the inner switches continuously operate at high switching frequency, while the outer and clamping switches operate at line frequency [3], [2325]. The commutation loop contains four switches ( $S_{3 H}, S_{2 H}, S_{2 L}$ and $S_{1 L}$ in Fig. 2(b)), and is called the long loop. There are also some hybrid modulations that combine these two basic schemes together but with higher complexity [26], [27].

Conventionally, modulation 2 has wider implementation as only two switches operate at high switching frequency. However, with the increase of switching speed by SiC MOSFETs, modulation 1 is adopted more and more frequently because of the following reasons.

1) Modulation 2 has longer commutation loop, which introduces more parasitic inductance. At the same switching speed, more inductance results in higher overvoltage across the


Fig. 2. Modulation schemes for 3L-ANPC converter single phase leg.
switch. To avoid damaging the power device and reduce EMI noise, the switching speed has to be reduced, leading to higher loss.
2) In high power applications, power modules with half bridge structure are popular for bridge-type topologies. With modulation 1 , it is easier to achieve loss balance among three modules if $S_{1 H}$ and $S_{3 H}, S_{1 L}$ and $S_{3 L}, S_{2 H}$ and $S_{2 L}$ are paired. On the contrary, it is difficult to achieve such balance in modulation 2 because $S_{2 H}$ and $S_{2 L}$ always operate at high switching frequency and these devices bear most of the switching loss.

## III. Modeling of Device Overvoltage with Modulation 1-A

As shown in the analysis above, modulation 1 is more suitable for high switching frequency applications due to the shorter commutation loop and better loss balancing. With the non-active clamping switch on, modulation 1-A can provide stable potential for the non-active outer and inner switches. However, as has been pointed out in [15-17], there is a multiloop issue in 3L-ANPC converters.

## A. Loop Analysis

The equivalent circuit of a phase leg in the 3L-ANPC converter is illustrated in Fig. 3(a). Different busbar parts and parasitic inductances are highlighted. Since $S_{2 L}$ and $S_{3 H}$ are on, $S_{2 H}$ is equivalently paralleled with $S_{3 L}$. The detailed switching waveform is plotted in Fig. 3(b). Note that $S_{2 H}$ is a non-active switch during a half line cycle. When the active switch $S_{3 L}$ commutates with $S_{1 L}$, the drain-source voltage of $S_{2 H}$ follows that of $S_{3 L}$. The parasitic inductance resonates with the output capacitance of $S_{2 H}$. So the resonance of $v_{d s_{2} 2 H}$ is excited by the operation of $S_{3 L}$, which differs from modulation 2, where $S_{2 H}$ is an active switch and the resonance is independent of $S_{3 L}$. Therefore, both the short and long loops exist, and there is coupled influence between $S_{3 L}$ and $S_{2 H}$.

Assume each busbar part is independent and is not coupled with other busbar parts, and each switch has the same stray


Fig. 3. 3L-ANPC converter single phase. (a) Topology considering layout and parasitics. (b) Ideal switching transient waveforms when $S_{1 L}$ is active switch.
inductance. The two loops share the neutral busbar, positive/negative busbar, the switch $S_{1 L}$ and the DC-link capacitor. The short loop contains the switch $S_{3 L}$ while the longer loop includes two pieces of middle busbar as well as the switches $S_{3 H}, S_{2 H}$ and $S_{2 L}$. When the load current flows into the phase leg and $S_{1 L}$ is the active switch, the equivalent circuit of the phase leg can be drawn in Fig. 4. Generally, the overvoltage during turn-on is higher than during turn-off [28], [29], so here the turn-on transient of the active switch $S_{1 L}$ is analyzed. $L_{1}$ is the shared loop inductance by two loops and equals to the sum of capacitor equivalent series inductance (ESL) $L_{C}$, neutral busbar inductance $L_{o}$, negative busbar inductance $L_{n}$, and one switch stray inductance $L_{s}$. $L_{2}$ is the sum of two middle busbar inductances $2 L_{m}$, and three switch stray inductances $3 L_{s}$. $L_{3}$ equals to one switch stray inductance $L_{s}$. The short loop inductance $L_{s t}$ is $L_{1}+L_{3}$ while the long loop inductance $L_{l g}$ is $L_{1}+L_{2} . R_{1}, R_{2}$ and $R_{3}$ are the loop parasitic resistances. $C_{3 L}$ and $C_{2 H}$ are the output capacitances of $S_{3 L}$ and $S_{2 H .} i_{3}$ and $i_{2}$ are the currents through $S_{3 L}$ and $S_{2 H}$. $S_{1 L}$ is represented as a controlled voltage source.

## B. Modeling with Non-linear Device Output Capacitance

For semiconductor power devices like MOSFETs and IGBTs, the output capacitance is non-linear and is dependent on the drain-source voltage. Based on different semiconductor material and device structure, the output capacitance at low voltage can be 10-500 times higher than that at high voltage as shown in Fig. 5 [30]. According to [17], this non-linearity of the output capacitance is a large contributor for the overvoltage.

The instantaneous voltage and current relationship in Fig. 4 can be derived based on KVL and KCL:

$$
\left\{\begin{array}{l}
V_{d c}=L_{3} \frac{d i_{3}}{d t}+v_{d s_{-} 3 L}+\left(R_{1}+R_{3}\right) i_{3}+R_{1} i_{2}+L_{1}\left(\frac{d i_{3}}{d t}+\frac{d i_{2}}{d t}\right)+v_{d s_{-} 1 L}  \tag{1}\\
V_{d c}=L_{2} \frac{d i_{2}}{d t}+v_{d s_{-}-2 H}+\left(R_{1}+R_{2}\right) i_{2}+R_{1} i_{3}+L_{1}\left(\frac{d i_{3}}{d t}+\frac{d i_{2}}{d t}\right)+v_{d s_{-} 1 L} \\
C_{3 L} \frac{d v_{d s_{3} 3 L}}{d t}=i_{3} \\
C_{2 H} \frac{d v_{d s_{-} 2 H}}{d t}=i_{2}
\end{array}\right.
$$

Since the output capacitance is non-linear and voltage dependent, it is difficult to directly derive the voltage response.


Fig. 4. Equivalent circuit of single phase leg during half line cycle with modulation 1-A.


Fig. 5. Non-linear output capacitance of 900 V Si and SiC MOSFET.
Here, the state space analysis is implemented to build the analytical voltage response model in the time domain. The detailed equations and matrices of the model are in Appendix A.

The voltage dependent output capacitance is modeled with the equation [31]

$$
\begin{equation*}
C(v)=C_{h v}+\frac{1}{\frac{1}{C_{0 v}}+\frac{v^{x}}{C_{j}}} \tag{2}
\end{equation*}
$$

where $C_{0 v}$ and $C_{h v}$ are the low-voltage and high-voltage capacitances while $x$ and $C_{j}$ are curve fitting coefficients.

Fig. 6 compares the derived analytical voltage transient waveforms between constant and non-linear output capacitances. The constant capacitance uses the time related effective value based on the device datasheet. Obviously, the overvoltage with non-linear capacitance is much higher than the constant capacitance case. To predict the real condition during a switching transient, voltage dependent non-linear capacitance has to be taken into consideration in the model.

## C. Analysis of Overvoltage with Established Model

Based on the analytical model built above, the overvoltage of both high and line switching frequency switches can be evaluated. Fig. 7 illustrates the transient waveforms of 3L and 2 L phase leg. The resonant frequencies of the high and line switching frequency devices are different. For the high switching frequency device, the resonant frequency is close to that in a typical 2L phase leg, and is higher than the line switching frequency device.

The relationship between the loop inductance and the overvoltage of both the high and line switching frequency devices needs to be evaluated. The overvoltage percentage $O V(\%)$ is defined to simplify the analysis


Fig. 6. Voltage transient waveforms with constant and non-linear capacitance based on established model.


Fig. 7. Voltage transient waveforms with 3L and 2L phase leg based on established model.

$$
\begin{equation*}
O V(\%)=\frac{V_{d s_{-} p k}-V_{d c}}{V_{d c}} \times 100 \% \tag{3}
\end{equation*}
$$

Based on the model, the relationship among the short loop inductance $L_{s t}$, the ratio between long and short loop inductances $L_{l_{g}} / L_{s t}$, and $O V(\%)$ is shown in Fig. 8. From the plot, the following conclusions can be made.

1) With the same inductance ratio of short and long loops, the increase of inductance value leads to higher overvoltage for both the high and line switching frequency devices.
2) Keeping the same short loop inductance, the larger long loop inductance results in higher overvoltage across the line switching frequency device. However, the overvoltage of the high switching frequency device reaches its peak when $L_{l g} / L_{s t}$ is 3 to 4 . Further increasing the long loop inductance does not cause higher overvoltage. This is because the increased $L_{l g}$ decouples $C_{3 L}$ and $C_{2 H}$. The voltage rise on $C_{3 L}$ is the excitation of the resonance on $C_{2 H}$. Larger $L_{l g}$ prevents $v_{d s_{-} 2 H}$ following the trend of $v_{d s_{3}} 3 L$, and $v_{d s_{-} 2 H}$ in turn shows less influence on $v_{d s_{3} 3 L}$.
3) When $L_{l g} / L_{s t}=1$, the two devices have the same overvoltage, which is easy to understand. Generally speaking, the line frequency device exhibits higher overvoltage compared to the high switching frequency device especially with large $L_{s t}$ and inductance ratio. The only exception is when $L_{s t}$ is small (lower than 6 nH ) and $L_{l g} / L_{s t}$ is between 2.5 to 4 . Hence, the overvoltage of the line switching frequency device requires more attention.

In terms of the coupling effect between the high and line frequency devices, it is also important to know the influence of the long loop on the switching speed of the high switching frequency device. Fig. 9 shows the voltage rise time of the high switching frequency device in 3L and 2L phase legs with different loop inductance ratios. The closer the two loop inductances are, the longer voltage rise time appears for the high switching frequency device in a 3L phase leg. The two loops have the strongest coupling when they have the same loop inductance value, leading to the largest influence on the rising
speed of the voltage across the switch. From Fig. 9, when the loop inductance ratio is larger than 2.2, the voltage rise time difference between 3 L and 2 L phase legs is smaller than $10 \%$. Considering the 3L-ANPC converter, it is common that the long loop has much larger parasitic inductance than the short loop does. Therefore, in most cases, the switching speed of the high switching frequency device in a 3L phase leg is not slowed down much compared with a 2L phase leg. A similar conclusion is also drawn in [15].

The detailed analytical transient waveform comparison under the same short loop inductance is shown in Fig. 10. For a 2 L phase leg, the voltage rise time is 15 ns . In a 3L phase leg, when the two loops have the same inductance, the voltage rise time is 18.5 ns, which indicates a 23 \% increase. Meanwhile, when the long loop inductance is five times higher than the short loop inductance, the voltage rise time increase is less than 1 ns .

From Fig. 8 to Fig. 10, it can be summarized that the overvoltage on the line frequency device is normally more severe, and the switching speed of the high switching frequency device is not impacted. Thus, the line switching frequency device deserves more analysis.

Fig. 11 shows the relationship between the overvoltage on the line switching frequency device and the voltage fall time of the excitation $S_{1 L}$ as well as the long loop inductance $L_{l g}$. Although the relationship is not purely monotonic, generally larger $L_{l g}$ and lower $t_{v f_{-} 1 L}$ result in higher overvoltage.


Fig. 8. Overvoltage of high and line switching frequency devices under different $L_{s t}$ and $L_{l g} / L_{s t}$.


Fig. 9. Voltage rise time difference of high switching frequency devices between 3L and 2L single phase.


Fig. 10. Voltage transient waveforms with different $L_{l g} / L_{s t}$ and same $L_{s t}$ based on established model.


Fig. 11. Overvoltage of line switching frequency device under different $L_{l g}$ and $t_{v f_{-} 1 L}$.

## IV. Modeling of Device Overvoltage with Modulation 1-B

## A. Loop Analysis and Modeling

For modulation 1-B, the three non-active switches $\left(S_{1 H}-S_{3 H}\right.$ in Fig. 2) are off during the half line cycle. It makes the analysis more complicated because the voltage distribution on these switches are changing during the commutation between $S_{1 L}$ and $S_{3 L}$. Not only the transient overvoltage, but also the steady state voltage within a switching cycle should be evaluated.

The equivalent circuit with modulation 1-B is plotted in Fig. 12. In addition to the non-active line switching frequency device $S_{2 H}$, both the non-active high switching frequency devices $S_{1 H}$ and $S_{3 H}$ are involved.

The state space analysis is still adopted to build the analytical voltage response model. The instantaneous voltage and current relationship is derived as

$$
\left\{\begin{align*}
& V_{d c}= L_{3} \frac{d i_{1 H}}{d t}+v_{d s_{-} 1 H}+R_{3} i_{1 H}+L_{3} \frac{d i_{3 H}}{d t}+v_{d s_{-} 3 H} \\
&+R_{3} i_{3 H}+L_{1}\left(\frac{d i_{3 H}}{d t}-\frac{d i_{3 L}}{d t}\right)+R_{1}\left(i_{3 H}-i_{3 L}\right) \\
& V_{d c}= L_{3} \frac{d i_{3 L}}{d t}+v_{d s_{-} 3 L}+R_{3} i_{3 L}+v_{d s_{-} 1 L} \\
&+L_{1}\left(\frac{d i_{3 L}}{d t}-\frac{d i_{3 H}}{d t}\right)+R_{1}\left(i_{3 L}-i_{3 H}\right) \\
& L_{3} \frac{d i_{3 L}}{d t}+v_{d s_{-} 3 L}+R_{3} i_{3 L}+L_{3} \frac{d i_{3 H}}{d t}+v_{d s_{-}-3}+R_{3} i_{3 H} \\
&= L_{2}\left(\frac{d i_{1 H}}{d t}-\frac{d i_{3 H}}{d t}\right)+v_{d s_{-}-2 H}+R_{2}\left(i_{1 H}-i_{3 H}\right)  \tag{4}\\
& C_{1 H} \frac{d v_{d s_{-} 1 H}}{d t}=i_{1 H} \\
& C_{2 H} \frac{d v_{d s_{-}-2 H}}{d t}=i_{1 H}-i_{3 H} \\
& C_{3 H} \frac{d v_{d s_{-} 3 H}}{d t}=i_{3 H} \\
& C_{3 L} \frac{d v_{d s_{-}-3 L}}{d t}=i_{3 L}
\end{align*}\right.
$$

The detailed equations and matrices of the model are derived in Appendix B.

## B. Analysis of Overvoltage

From Fig. 12, the line switching frequency device $S_{2 H}$ is no longer equivalently paralleled with $S_{3 L}$. When $S_{3 L}$ is on, there is


Fig. 12. Equivalent circuit of single phase leg during half line cycle with modulation 1-B.
initial voltage across the drain-source of $S_{2 H}$. For a typical power device, the output capacitance shown in Fig. 5 can be approximately divided into two regions [11]. When the drainsource voltage is low, the capacitance decreases rapidly as the voltage increases, and this is the main non-linear region. On the other hand, the capacitance does not change much after the voltage reaches a certain threshold (normally less than $1 / 10$ of the voltage rating). Therefore, if the initial voltage on the switch is higher than this threshold, the influence of the capacitance non-linearity can be significantly mitigated.

The switching transient waveforms based on the established model is illustrated in Fig. 13. The initial voltage on $S_{2 H}$ is 120 V . The modulation 1-B reduces the overvoltage of the high switching frequency device by 124 V compared to the modulation 1-A, and a reduction of 188 V in the line switching frequency device is achieved.

## C. Analysis of Steady State Voltage

Since there is voltage distribution among the non-active switches, this distribution is worth investigating because the steady state voltage in different switching states can introduce extra loss and increase the voltage stress. Moreover, the reduction of the transient overvoltage is highly dependent on the initial voltage of the line switching frequency device.

To simplify the analysis, the loop inductances are neglected as they only affect the transient. $v_{d s_{-} 3 L}$ is modeled as a trapezoidal pulse with overvoltage. The equivalent circuit is plotted in Fig. 14.

In addition, the non-linear output capacitance is simplified as two discrete values [11]:

$$
C_{o s s}=\left\{\begin{array}{cc}
n C & 0 \leq v_{d s} \leq \frac{V_{d c}}{m}  \tag{5}\\
C & v_{d s}>\frac{V_{d c}}{m}
\end{array} \quad(n, m>1)\right.
$$

where $m$ and $n$ are the coefficients that determine the threshold and the non-linearity of the capacitance.

The operating waveforms are shown in Fig. 15. Assume the voltage across $S_{3 L}, S_{2 H}$ and $S_{3 H}$ is zero at $t_{0}$. At $t_{1}, v_{d s_{-} 3 L}$ rises from 0 to $V_{p k 1}$, which includes the overvoltage. $v_{d s_{-} 2 H}$ follows $v_{d s_{-} 3 L}$ and increases to its peak value while $v_{d s_{-} 3 H}$ remains zero. At $t_{1}, C_{2 H}$ and $C_{3 H}$ equal to $C$ and $n C$.

## IEEE POWER ELECTRONICS REGULAR PAPER



Fig. 13. Voltage transient waveforms with different control based established model.


Fig. 14. Equivalent circuit of single phase leg with modulation 1-B for steady state analysis.


Fig. 15. Waveforms with modulation 1-B based on established model.
From $t_{1}$ to $t_{2}, v_{d s_{-} 3 L}$ finishes the dynamic resonance and drops back to $V_{d c}$. The relationship between $v_{d s_{-} 3 H}$ and $v_{d s_{-} 2 H}$ can be expressed as

$$
\begin{align*}
v_{d s_{-} 3 H}\left(t_{2}\right) & =\frac{1}{n C} \int_{t_{1}}^{t_{1}} i_{3 H} d t=v_{d s_{-}-2 H}\left(t_{2}\right)-V_{d c} \\
& =V_{p k 1}-V_{d c}-\frac{n+1}{n C} \int_{t_{1}}^{t_{2}} i_{3 H} d t \tag{6}
\end{align*}
$$

Assuming $V_{p k 1}=\left(1+k_{1}\right) V_{d c}$ and $0<k_{1}<1, v_{d s_{-} 3 H}$ and $v_{d s_{-} 2 H}$ at $t_{2}$ can be calculated by

$$
\left\{\begin{array}{l}
v_{d s_{-} 3 H}\left(t_{2}\right)=\frac{1}{n C} \int_{t_{1}}^{t_{2}} i_{3 H} d t=\frac{k_{1}}{n+2} V_{d c}  \tag{7}\\
v_{d s_{-}-2 H}\left(t_{2}\right)=v_{d s_{-} 3 H}\left(t_{2}\right)+V_{d c}=\left(1+\frac{k_{1}}{n+2}\right) V_{d c}
\end{array}\right.
$$

At $t_{3}, v_{d s_{-} 3 L}$ has decreased to $0 . S_{2 H}$ and $S_{3 H}$ are in parallel, and $v_{d s_{-} 2 H}=v_{d s_{-} 3 H}$. Note that during the switching transition, $C_{3 H}$ changes from $n C$ to $C . v_{d s_{3} 3 H}$ and $v_{d s_{-} 2 H}$ at $t_{3}$ is calculated as

$$
\begin{equation*}
v_{d s_{-} 3 H}\left(t_{3}\right)=v_{d s_{-}-2 H}\left(t_{3}\right)=\frac{m\left(k_{1}+1\right)-n+1}{3 m} V_{d c} \tag{8}
\end{equation*}
$$

At $t_{4.1}, v_{d s_{-} 3 L}$ and $v_{d s_{-} 2 H}$ reach the peak in the new switching cycle. Because of the initial voltage of $v_{d s_{-} 2}$, the overvoltage is lower than the previous switching cycle. Note that $C_{3 H}$ changes from $C$ to $n C$ during the switching. Assuming $V_{p k 2}=\left(1+k_{2}\right) V_{d c}$ and $0<k_{2}<k_{1}<1, v_{d s_{-} 3 H}$ and $v_{d s_{-} 2 H}$ at $t_{4.1}$ are expressed as

$$
\left\{\begin{array}{l}
v_{d s_{-} 3 H}\left(t_{4.1}\right)=v_{d s_{-} 3 H}\left(t_{3}\right)-\frac{1}{C_{3 H}} \int_{t_{3}}^{t_{4.1}} i_{3 H} d t=\frac{k_{1}-k_{2}}{n+2} V_{d c}  \tag{9}\\
v_{d s_{-} 2 H}\left(t_{4.1}\right)=v_{d s_{-} 3 H}\left(t_{4.1}\right)+V_{p k 2}=\frac{m\left(k_{1}+1\right)+(n+1)\left(k_{2}+1\right)}{n+2} V_{d c}
\end{array}\right.
$$

After $v_{d s_{-} 3 L}$ and $v_{d s_{-} 2 H}$ recovers from the dynamic peak at $t_{5.1}$, $v_{d s_{-} 3 H}$ and $v_{d s_{-} 2 H}$ are

$$
\left\{\begin{array}{l}
v_{d s_{-} 3 H}\left(t_{5.1}\right)=v_{d s_{-} 3 H}\left(t_{4.1}\right)+\frac{1}{n C} \int_{t_{4.1}}^{t_{5.1}} i_{3 H} d t=\frac{k_{1}}{n+2} V_{d c}  \tag{10}\\
v_{d s_{-} 2 H}\left(t_{5.1}\right)=v_{d s_{-} 3 H}\left(t_{5.1}\right)+V_{d c}=\left(1+\frac{k_{1}}{n+2}\right) V_{d c}
\end{array}\right.
$$

If the overvoltage of $S_{3 H}$ increases due to the change of load, $v_{d s_{-} 3 H}$ drops to 0 and is clamped by the body diode before $v_{d s_{3} 3 L}$ and $v_{d s_{2} 2 H}$ rise to their peak value at $t_{4.2}$. As a result, the condition at $t_{4.2}$ is the same as $t_{1}$ except for the voltage peak value. Assuming $V_{p k 3}=\left(1+k_{3}\right) V_{d c}$ and $0<k_{1}<k_{3}<1, v_{d s_{-} 3 H}$ and $v_{d s_{-} 2 H}$ from $t_{4.2}$ to $t_{5.2}$ follow the process during $t_{1}$ and $t_{2}$.

$$
\left\{\begin{array}{l}
v_{d s_{-} 3 H}\left(t_{5,2}\right)=\frac{1}{n C} \int_{t_{4,2}}^{t_{5,2}} i_{3 H} d t=\frac{k_{3}}{n+2} V_{d c}  \tag{11}\\
v_{d s_{-} 2 H}\left(t_{5,2}\right)=v_{d s_{-} 3 H}\left(t_{5.2}\right)+V_{d c}=\left(1+\frac{k_{3}}{n+2}\right) V_{d c}
\end{array}\right.
$$

Comparing (7), (10) and (11), it is observed that the steady state $v_{d s_{-} 3 H}$ and $v_{d s_{-} 2 H}$ are only dependent on the highest peak $v_{d s_{-} 3 L}$ that occurs in the previous pulses.

The relationship between the steady state $v_{d s_{-} 2 H}$ and the overvoltage coefficient $k_{1}$ for two kinds of devices is calculated based on the model in Appendix B and is plotted in Fig. 16. The initial voltage across $S_{2 H}$ when $S_{3 L}$ is on is always higher than $V_{d c} / m$, which indicates that modulation 1-B can help keep the device output capacitance out of the non-linear region and reduce the overvoltage. Moreover, the steady state $v_{d s_{-} 2 H}$ when $S_{3 L}$ is off does not exceed 1.2 times of the DC voltage. Therefore, the steady state voltage stress on the device is not increased significantly.

## V. LOOP LAYOUT DESIGN FOR 3L-ANPC CONVERTER

In addition to the non-linearity of the device output capacitance, high loop inductance is also a main cause of the overvoltage. To reduce the loop inductance, the layout of the converter requires careful design. There are two main methods to minimize the loop inductance: 1) decrease the loop area as the magnetic flux is proportional to the area; 2) decrease the distance between two currents with opposite directions so that the magnetic cancellation effect is better utilized [32].


Fig. 16. Relationship between steady state $v_{d s_{-} 2 H}$ and $k_{1}$ with different devices.

## IEEE POWER ELECTRONICS REGULAR PAPER

## VI. PCB Layout with Discrete Devices

In the design of multi-layer PCBs, two main layout structures are usually adopted: the lateral layout and the vertical layout [33], [34]. Fig. 17 presents an example of the two layout methods for a 20 kW SiC MOSFET based 3L-ANPC converter phase leg. In the lateral layout as shown in Fig. 17(a), the placement of the devices follows the circuit schematic drawing, where two line frequency devices are next to the four high switching frequency devices. This layout is straightforward and can utilize multiple copper layers to conduct current in parallel. However, the penalty is that the whole loop is at one layer and unavoidably results in a large area.

For the vertical layout in Fig. 17(b), all six devices are located in a line and the loops are perpendicular to the PCB layers. The loop inductance can be reduced due to the small section area and the magnetic cancellation between the two PCB layers with opposite currents. Based on the simulation in Ansys Q3D, the loop inductance of the long loop with the lateral layout is 57 nH , while that in the vertical layout is 12 nH .

## A. Busbar Design with Power Modules

In high power applications, power modules are normally implemented and busbars are the main connectors between different components. Extensive work has been conducted for the busbar design, and a laminated structure is usually used [35], [36]. To minimize the loop inductance, it is preferred to increase the magnetic cancellation between two adjacent busbar layers. An example of designing a two-layer busbar for a 3LANPC converter phase leg is given below.

According to Fig. 3, the short loop only includes two busbar parts: the neutral busbar and the negative (or positive) busbar. So the two parts should be laminated and located in two layers. The long loop consists of four busbar parts: the neutral busbar, negative busbar and two middle busbars. The middle busbars and the negative busbar are placed in the same layer. The neutral busbar is a whole plate and serves as the return path of the loop.

The equivalent circuits of the loops considering the busbar structure are illustrated in Fig. 18. From the perspective of loop inductance, the magnetic cancellation introduces a negative mutual inductance in the loop in addition to the self-inductance of each busbar part. For the short loop, the negative and neutral busbar are coupled and the absolute value of the mutual inductance is $M_{o n}$. The total short loop inductance $L_{s t}=L_{o 1}+L_{n^{-}}$ $M_{o n}$. For the long loop, the negative and middle busbars are coupled with the neutral busbars. The absolute value of the mutual inductance between middle and neutral busbars is $M_{o m}$. The total loop inductance $L_{l g}=L_{o}+L_{n}+2 L_{m}-M_{o n}-2 M_{o m}$. Note that the effective self-inductance of the neutral busbar in the short loop $\left(L_{o 1}\right)$ is smaller than that in the long loop ( $L_{o}=L_{o 1}+L_{o 2}+$ $L_{o 3}$ ). With such design, the negative mutual inductance can be increased with the current flowing in opposite in two adjacent busbar layers, resulting in lower total loop inductance. Fig. 19 shows the finalized laminated busbar design with two loops highlighted. Based on the Q3D simulation, the loop inductances of the short and long loop are 4 nH and 13 nH excluding the decoupling capacitors and the power modules.


Fig. 17. Examples of PCB design layout.


Fig. 18. Equivalent circuits of commutation loops considering mutual inductance.


Fig. 19. Laminated busbar design for 3L-ANPC phase leg.

## VII. Experimental Results and Discussion

A 500 kVA 3L-ANPC converter based on SiC MOSFETs is built to verify the analytical model. The DC bus voltage $V_{d c}$ is $\pm 500 \mathrm{~V}$, and the line-to-line output voltage RMS value is 600 V. The switching frequency of the SiC MOSFETs is 60 kHz , and the output line frequency is 3 kHz . The 900 V HT-3000 series SiC MOSFET module from Wolfspeed is used for all switches. The laminated busbar shown in Fig. 19 is fabricated and implemented. A phase leg of the converter prototype is shown in Fig. 20.

Five line cycles with full voltage and load are generated to verify the electrical performance of the converter. Modulation 1-A is employed first, and the voltage waveforms of the SiC MOSFETs in one line cycle as well as the zoom in switching transient are illustrated in Fig. 21. The applied gate resistance is $2.5 \Omega$, with which the $d v / d t$ of $v_{d s_{-} 1 L}$ is $10 \mathrm{~V} / \mathrm{ns}$. The peak voltage of $S_{3 L}$ is 754 V , while that of $S_{2 H}$ is 736 V . Based on the resonant frequency of the voltage, it is calculated that the

## IEEE POWER ELECTRONICS REGULAR PAPER



Fig. 20. Prototype of 3L-ANPC converter phase leg.

(a) One line cycle

(b) Switching transient

Fig. 21. Tested switching waveforms with modulation 1-A $\left(R_{g}=2.5 \Omega\right)$.
parasitic inductances of the short and long loop are 6.5 nH and 17.5 nH . They are lower than the NPC type converters in existing references [14], [25], [37-39], which indicates the effectiveness of the evaluation in Section V-B.

Fig. 22 plots the waveforms with modulation 1-B. The peak voltages of $S_{3 L}$ and $S_{2 H}$ are 592 V and 560 V , respectively. The overvoltage is significantly reduced compared with the tested results of modulation 1-A under the same switching speed and parasitic inductances, which validates the attenuation of the non-linear capacitance influence shown in Section IV-B.

With modulation 1-B, it is possible to increase the switching speed. Fig. 23 shows the tested waveforms when the gate resistance is reduced from $2.5 \Omega$ to $1.3 \Omega$. The peak voltages of the two devices are 702 V and 806 V , which are still lower than the voltage rating $(900 \mathrm{~V})$. The envelope of the peak voltage and steady state voltage of $S_{2 H}$ is highlighted in Fig. 23(a). As the peak voltage increases, the steady state voltage also increases, which matches with the analysis in Section IV-C. The $d v / d t$ of $v_{d s_{-} 1 L}$ is $18 \mathrm{~V} / \mathrm{ns}$.

In Fig. 21(b), Fig. 22(b) and Fig. 23(b), the tested waveforms are compared with the analytical model results. The error of device drain-source peak voltage between the model and tested results with different gate resistances is shown in Fig. 24. The error is lower than $8 \%$. The mismatch is mainly caused by the following reasons: 1) the excitation is assumed to have an ideal trapezoidal shape in the model. However, the actual voltage rise and drop is not linear, as shown in $v_{d s_{-} 1 L}$ of Fig. 21 to Fig. 23. 2 ) The coupling between different busbar parts is complicated,


Fig. 22. Tested switching waveforms with modulation 1-B $\left(R_{g}=2.5 \Omega\right)$.

(a) One line cycle

(b) Switching transient

Fig. 23. Tested switching waveforms with modulation 1-B $\left(R_{g}=1.3 \Omega\right)$.


Fig. 24. Error of drain-source peak voltage between model estimation and tested results with different gate resistance.
and it leads to errors when using a single inductance value to represent the inductance of each part. 3) The model of high frequency AC resistance is an estimate, making the prediction of the amplitude after the first peak pulse to not match exactly. Nevertheless, the analytical model is good enough to show the trend of the overvoltage.

Since the two modulations cause different steady state drainsource voltages on the devices, the output capacitance loss $E_{\text {oss }}$ varies. The capacitance energy loss of a device during one switching cycle is calculated as

$$
\begin{equation*}
E_{\text {oss }}=\frac{1}{2}\left|C\left(V_{d s_{-} h}\right) \cdot V_{d s_{-} h}{ }^{2}-C\left(V_{d s_{-} l}\right) \cdot V_{d s_{-} l}{ }^{2}\right| \tag{12}
\end{equation*}
$$

where $V_{d s_{-} h}$ and $V_{d s_{-} l}$ are the high and low steady state drainsource voltages in one switching cycle.

Fig. 25 compares $E_{\text {oss }}$ of the two modulations with the switching loss from the device datasheet. Modulation 1-B introduces $124 \mu \mathrm{~J}$ more $E_{\text {oss }}$ in each switching cycle than modulation 1-A. Therefore, with the same switching speed of the high switching frequency devices, modulation 1-B has higher switching loss. However, the lower overvoltage with modulation 1-B allows a higher switching speed. Compared to the switching loss reduction by increasing the switching speed as shown in Fig. 25, the increased $E_{\text {oss }}$ can be neglected.

Fig. 26 plots the tested output line-to-line voltage and phase currents with five generated line cycles at full voltage and load condition. The dynamic peak phase current reaches 680 A .

## VIII. Conclusions

This paper develops an analytical model for the device overvoltage in 3L-ANPC converters. Two loops exist during the switching transient in the analyzed two modulations, which results in coupling effect between the high and line switching frequency devices. According to the investigation with the established model, several conclusions can be drawn. 1) The non-linearity of the device output capacitance shows significant influence on the device overvoltage. 2) The line switching frequency device usually has higher overvoltage than the high switching frequency device. 3) The resonant frequency of the line switching frequency device is lower than the high switching frequency device. 4) The switching speed of the high switching frequency device is not impacted by the coupling effect of the line switching frequency device when the long loop inductance is much larger than the short loop inductance.

Comparing the two modulations, turning off the non-active clamping switch can build initial voltage across the line switching frequency device, which helps the device output capacitance avoid the non-linear region and the overvoltage is decreased. Design rules on PCB and busbar layout for the 3LANPC converters are provided to reduce the loop inductance. Vertical loop layout is preferred and the magnetic cancellation should be fully utilized. Following the busbar design rules, a $500 \mathrm{kVA} 3 \mathrm{~L}-\mathrm{ANPC}$ converter with 60 kHz switching frequency based on SiC MOSFETs is built and tested with several line cycle pulses. The overvoltage model of the two modulations and the busbar loop inductance are verified. With the non-active


Fig. 25. Comparison of output capacitance loss and switching loss with different modulations.


Fig. 26. Tested output waveforms of 3L-ANPC converter.
clamping switch off, 162 V and 176 V overvoltage reduction is achieved for the high and line switching frequency devices.

## ApPENDIX A

By applying the state space, (1) in modulation 1-A can be written in the format of

$$
\begin{equation*}
\dot{X}(t)=A X(t)+B U(t) \tag{13}
\end{equation*}
$$

$X=\left[i_{3} i_{2} v_{d s-3 L} v_{d s-2 H}\right]^{T}$ is the state vector. The analysis begins when $v_{d s_{-} 1 L}$ starts to drop. At this moment, $i_{3}=i_{2}=v_{d s-3 L}=v_{d s-2 H}=0$. So the initial state $X_{0}=\left[\begin{array}{llll}0 & 0 & 0 & 0\end{array}\right]^{T}$.
$U=V_{d c^{-}} v_{d s_{-} 1 L}$ is the input vector. Here, $v_{d s_{-} 1 L}$ is assumed to drop linearly during turn-on

$$
v_{d s_{-} L L}(t)=\left\{\begin{array}{cc}
V_{d s_{-}-1 L_{-} 0}\left(1-\frac{t}{\left.t_{v f_{-}}\right)}\right) & t \leq t_{v f_{-}-L}  \tag{14}\\
0 & t>t_{v f_{-}-L}
\end{array}\right.
$$

where $V_{d s_{-} 1 L_{-} 0}$ is the initial voltage of $S_{1 L}$ and is expressed as

$$
\begin{equation*}
V_{d s_{-} 1 L_{-} 0}=V_{d c}-\left(L_{1}+L_{3}\right) \frac{d i_{L_{L}}}{d t} \tag{15}
\end{equation*}
$$

where $i_{1 L}$ is the current flowing through $S_{1 L}$.
$A$ and $B$ are state and input matrices, and they can be derived as (16) and (17).

$$
\begin{gather*}
A=\left[\begin{array}{cccc}
-\frac{\left(R_{1}+R_{3}\right) L_{2}+R_{3} L_{1}}{K L_{2} L_{3}} & -\frac{R_{1} L_{2}-R_{2} L_{1}}{K L_{2} L_{3}} & -\frac{L_{1}+L_{2}}{K L_{2} L_{3}} & \frac{L_{1}}{K L_{2} L_{3}} \\
-\frac{R_{1} L_{3}-R_{3} L_{1}}{K L_{2} L_{3}} & -\frac{\left(R_{2}+R_{3}\right) L_{3}+R_{2} L_{1}}{K L_{2} L_{3}} & \frac{L_{1}}{K L_{2} L_{3}} & -\frac{L_{1}+L_{3}}{K L_{2} L_{3}} \\
\frac{1}{C_{3 L}} & 0 & 0 & 0 \\
0 & \frac{1}{C_{2 H}} & 0 & 0
\end{array}\right] \quad B=\left[\begin{array}{llll}
\frac{1}{K L_{3}} & \frac{1}{K L_{2}} & 0 & 0
\end{array}\right]^{T},  \tag{16}\\
K=1+\frac{L_{1}}{L_{2}}+\frac{L_{1}}{L_{3}}
\end{gather*}
$$

## IEEE POWER ELECTRONICS REGULAR PAPER

## ApPENDIX B

For modulation 1-B, (4) is also unified into (13). $X=\left[i_{1 H} i_{3 H}\right.$ $\left.i_{3 L} v_{d s_{-} 1 H} v_{d s_{-} 2 H} v_{d s_{-} 3 H} v_{d s_{-} 3 L}\right]^{T}$ is the state vector. $U=\left[V_{d c} v_{d s_{-} 1 L}\right.$ $]^{T}$ is the input vector. $v_{d s-1 L}$ is still assumed to drop linearly during turn-on as in (14).

The state and input matrixes $A$ and $B$ are expressed as (18) and (19).

$$
\begin{align*}
& A=\left[\begin{array}{ccccccc}
a_{11} & a_{12} & a_{13} & a_{14} & -\frac{2 L_{1} L_{3}+L_{3}{ }^{2}}{M} & -\frac{L_{1} L_{2}+L_{2} L_{3}}{M} & -\frac{L_{1} L_{2}}{M} \\
a_{21} & a_{22} & a_{23} & -\frac{L_{1} L_{2}+L_{2} L_{3}}{M} & \frac{L_{1} L_{3}+L_{3}{ }^{2}}{M} & a_{26} & -\frac{L_{1} L_{2}+L_{1} L_{3}}{M} \\
a_{31} & a_{32} & a_{33} & -\frac{L_{1} L_{2}}{M} & \frac{L_{1}}{M} & -\frac{L_{1} L_{2}+L_{1} L_{3}}{M} & a_{37} \\
\frac{1}{C_{1 H}} & 0 & 0 & 0 & 0 & 0 & 0 \\
\frac{1}{C_{2 H}} & -\frac{1}{C_{2 H}} & 0 & 0 & 0 & 0 & 0 \\
0 & \frac{1}{C_{3 H}} & 0 & 0 & 0 & 0 & 0 \\
0 & 0 & \frac{1}{C_{3 L}} & 0 & 0 & 0 & 0
\end{array}\right]  \tag{18}\\
& B=\left[\begin{array}{ccccccc}
\frac{2 L_{1} L_{2}+4 L_{1} L_{3}+L_{2} L_{3}+2 L_{3}{ }^{2}}{M} & \frac{2 L_{1} L_{2}+L_{2} L_{3}-L_{3}{ }^{2}}{M} & \frac{2 L_{1} L_{2}+2 L_{2} L_{3}+L_{3}{ }^{2}}{M} & 0 & 0 & 0 & 0 \\
-\frac{L_{1} L_{2}+2 L_{1} L_{3}+L_{3}{ }^{2}}{M} & -\frac{L_{1} L_{2}-L_{3}{ }^{2}}{M} & -\frac{L_{1} L_{2}+2 L_{2} L_{3}+L_{3}{ }^{2}}{M} & 0 & 0 & 0 & 0
\end{array}\right]^{T} \\
& a_{11}=-\frac{R_{2}\left(2 L_{1} L_{3}+L_{3}{ }^{2}\right)+R_{3}\left(L_{1} L_{2}+2 L_{1} L_{3}+L_{2} L_{3}+L_{3}{ }^{2}\right)}{M} \quad a_{12}=-\frac{R_{1} L_{2} L_{3}-R_{2}\left(2 L_{1} L_{3}+L_{3}{ }^{2}\right)+R_{3}\left(L_{1} L_{2}+L_{2} L_{3}\right)}{M} \\
& a_{13}=\frac{R_{1} L_{2} L_{3}-R_{3} L_{1} L_{2}}{M} \quad a_{14}=-\frac{L_{1} L_{2}+2 L_{1} L_{3}+L_{2} L_{3}+L_{3}{ }^{2}}{M} \\
& a_{21}=-\frac{R_{2}\left(L_{1} L_{3}+L_{3}{ }^{2}\right)-R_{3}\left(L_{1} L_{2}+L_{2} L_{3}\right)}{M} \quad a_{22}=-\frac{R_{1}\left(L_{2} L_{3}+L_{3}{ }^{2}\right)+R_{2}\left(L_{1} L_{3}+L_{3}{ }^{2}\right)+R_{3}\left(L_{1} L_{2}+L_{1} L_{3}+L_{2} L_{3}+L_{3}{ }^{2}\right)}{M} \\
& a_{23}=-\frac{R_{1}\left(L_{2} L_{3}+L_{3}{ }^{2}\right)-R_{3}\left(L_{1} L_{2}+L_{1} L_{3}\right)}{M} \quad a_{26}=-\frac{L_{1} L_{2}+L_{1} L_{3}+L_{2} L_{3}+L_{3}{ }^{2}}{M}  \tag{19}\\
& a_{31}=-\frac{R_{2} L_{1} L_{3}+R_{3} L_{1} L_{2}}{M} \quad a_{32}=\frac{R_{1}\left(2 L_{2} L_{3}+L_{3}{ }^{2}\right)-R_{2} L_{1} L_{3}-R_{3}\left(L_{1} L_{2}+L_{1} L_{3}\right)}{M} \\
& a_{33}=-\frac{R_{1}\left(2 L_{2} L_{3}+L_{3}{ }^{2}\right)+R_{3}\left(L_{1} L_{2}+L_{1} L_{3}+2 L_{2} L_{3}+L_{3}{ }^{2}\right)}{M} \quad a_{37}=-\frac{L_{1} L_{2}+L_{1} L_{3}+2 L_{2} L_{3}+L_{3}{ }^{2}}{M} \\
& M=L_{3}\left(3 L_{1} L_{2}+2 L_{1} L_{3}+2 L_{2} L_{3}+L_{3}{ }^{2}\right)
\end{align*}
$$

## REFERENCES

[1] H. Gui, R. Chen, R. Ren, J. Niu, F. Wang, L. M. Tolbert, D. J. Costinett, B. J. Blalock, and B. B. Choi, "Modeling of multi-loops related device turn-on overvoltage in 3L-ANPC converters," in Proc. IEEE Workshop Control Model. Power Electron., 2019, pp. 1-6.
[2] R. Teichmann and S. Bernet, "A comparison of three-level converters versus two-level converters for low-voltage drives, traction, and utility applications," IEEE Trans. Ind. Appl., vol. 41, no. 3, pp. 855-865, 2005.
[3] T. Bruckner, S. Bernet, and H. Guldner, "The active NPC converter and its loss-balancing control," IEEE Trans. Ind. Electron., vol. 52, no. 3, pp. 855-868, 2005.
[4] P. Barbosa, P. Steimer, J. Steinke, M. Winkelnkemper, and N. Celanovic, "Active-neutral-point-clamped (ANPC) multilevel converter technology," in Proc. IEEE Eur. Conf. Power Electron. Appl., 2005, pp. P. 1 -P. 10.
[5] E. Gurpinar, Y. Yang, F. Iannuzzo, A. Castellazzi, and F. Blaabjerg, "Reliability-driven assessment of GaN HEMTs and Si IGBTs in 3L-

ANPC PV inverters," IEEE J. Emerg. Sel. Top. Power Electron., vol. 4, no. 3, pp. 956-969, 2016.
[6] J. Biela, M. Schweizer, S. Waffler, and J. W. Kolar, "SiC versus Si Evaluation of potentials for performance improvement of inverter and DC-DC converter systems by SiC power semiconductors," IEEE Trans. Ind. Electron., vol. 58, no. 7, pp. 2872-2882, 2011.
[7] G. R. C. Mouli, J. H. Schijffelen, P. Bauer, and M. Zeman, "Design and comparison of a $10-\mathrm{kW}$ interleaved boost converter for PV application using Si and SiC devices," IEEE J. Emerg. Sel. Top. Power Electron., vol. 5, no. 2, pp. 610-623, 2017.
[8] B. Sun, R. Burgos, and D. Boroyevich, "Common-mode EMI unterminated behavioral model of wide-bandgap-based power converters operating at high switching frequency," IEEE J. Emerg. Sel. Top. Power Electron., 2018, in press.
[9] D. Han, S. Li, Y. Wu, W. Choi, and B. Sarlioglu, "Comparative analysis on conducted CM EMI emission of motor drives: WBG versus Si devices," IEEE Trans. Ind. Electron., vol. 64, no. 10, pp. 8353-8363, 2017.

## IEEE POWER ELECTRONICS REGULAR PAPER

[10] T. Liu, R. Ning, T. T. Wong, and Z. J. Shen, "Modeling and analysis of SiC MOSFET switching oscillations," IEEE J. Emerg. Sel. Top. Power Electron., vol. 4, no. 3, pp. 747-756, 2016.
[11] J. Wang, H. S.-h. Chung, and R. T.-h. Li, "Characterization and experimental assessment of the effects of parasitic elements on the MOSFET switching performance," IEEE Trans. Power Electron., vol. 28, no. 1, pp. 573-590, 2013.
[12] F. Yang, Z. Wang, Z. Liang, and F. Wang, "Electrical performance advancement in SiC power module package design with Kelvin drain connection and low parasitic inductance," IEEE J. Emerg. Sel. Top. Power Electron., vol. 7, no. 1, pp. 84-98, 2019.
[13] M. Ando and K. Wada, "Design of acceptable stray inductance based on scaling method for power electronics circuits," IEEE J. Emerg. Sel. Top. Power Electron., vol. 5, no. 1, pp. 568-575, 2017.
[14] Y. Jiao, S. Lu, and F. C. Lee, "Switching performance optimization of a high power high frequency three-level active neutral point clamped phase leg," IEEE Trans. Power Electron., vol. 29, no. 7, pp. 3255-3266, 2014.
[15] B. Liu, R. Ren, E. A. Jones, H. Gui, Z. Zhang, R. Chen, F. Wang, and D. Costinett, "Effects of junction capacitances and commutation loops associated with line-frequency devices in three-level ac/dc converters," IEEE Trans. Power Electron., vol. 34, no. 7, pp. 6155-6170, 2019.
[16] R. Ren, Z. Zhang, B. Liu, R. Chen, H. Gui, J. Niu, F. Wang, L. M. Tolbert, B. J. Blalock, D. J. Costinett, and B. B. Choi, "Multi-commutation loop induced over-voltage issue on non-active switches in fast switching speed three-level active neutral point clamped phase leg," in Proc. IEEE Energy Convers. Congr. Expo., 2018, pp. 1328-1333.
[17] H. Gui, Z. Zhang, R. Chen, R. Ren, J. Niu, B. Liu, H. Li, Z. Dong, F. Wang, L. M. Tolbert, B. J. Blalock, D. J. Costinett, and B. B. Choi, "A simple control to reduce device over-voltage caused by non-active switch loop in three-level ANPC converters," in Proc. IEEE Appl. Power Electron. Conf., 2019, pp. 1337-1343.
[18] Y. Jiao and F. C. Lee, "New modulation scheme for three-level active neutral-point-clamped converter with loss and stress reduction," IEEE Trans. Ind. Electron., vol. 62, no. 9, pp. 5468-5479, 2015.
[19] J. He, D. Zhang, and D. Pan, "An improved PWM strategy for "SiC+Si" three-level active neutral point clamped converter in high-power highfrequency applications," in Proc. IEEE Energy Convers. Congr. Expo., 2018, pp. 5235-5241.
[20] D. Zhang, J. He, and D. Pan, "A megawatt-scale medium-voltage high efficiency high power density "SiC+Si" hybrid three-level ANPC inverter for aircraft hybrid-electric propulsion systems," in Proc. IEEE Energy Convers. Congr. Expo., 2018, pp. 806-813.
[21] D. Barater, C. Concari, G. Buticchi, E. Gurpinar, D. De, and A. Castellazzi, "Performance evaluation of a three-level ANPC photovoltaic grid-connected inverter with $650-\mathrm{V}$ SiC devices and optimized PWM," IEEE Trans. Ind. Appl., vol. 52, no. 3, pp. 2475-2485, 2016.
[22] L. Ma, T. Kerekes, P. Rodriguez, X. Jin, R. Teodorescu, and M. Liserre, "A new PWM strategy for grid-connected half-bridge active NPC converters with losses distribution balancing mechanism," IEEE Trans. Power Electron., vol. 30, no. 9, pp. 5331-5340, 2015.
[23] O. S. Senturk, L. Helle, S. Munk-Nielsen, P. Rodriguez, and R. Teodorescu, "Converter structure-based power loss and static thermal modeling of the press-pack IGBT three-level ANPC VSC applied to multi-MW wind turbines," IEEE Trans. Ind. Appl., vol. 47, no. 6, pp. 2505-2515, 2011.
[24] Q.-X. Guan, C. Li, Y. Zhang, S. Wang, D. Xu, W. Li, and H. Ma, "An extremely high efficient three-level active neutral-point-clamped converter comprising SiC and Si hybrid power stage," IEEE Trans. Power Electron., vol. 33, no. 10, pp. 8341-8352, 2018.
[25] D. Zhang, J. He, and S. Madhusoodhanan, "Three-level two-stage decoupled active NPC converter with Si IGBT and SiC MOSFET," IEEE Trans. Ind. Appl., vol. 54, no. 6, pp. 6169-6178, 2018.
[26] Y. Deng, J. Li, K. H. Shin, T. Viitanen, M. Saeedifard, and R. G. Harley, "Improved modulation scheme for loss balancing of three-level active NPC converters," IEEE Trans. Power Electron., vol. 32, no. 4, pp. 25212532, 2017.
[27] B. Zhang, Q. Ge, P. Wang, X. Wang, and Y. Yu, "A novel modulation strategy providing loss balancing and neutral point potential balancing for three-level active neutral-point-clamped converter," in Proc. IEEE Eur. Conf. Power Electron. Appl., 2015, pp. 1-9.
[28] Z. Zhang, F. Wang, L. M. Tolbert, B. J. Blalock, and D. Costinett, "Understanding the limitations and impact factors of wide bandgap
devices' high switching-speed capability in a voltage source converter," in Proc. IEEE Workshop Wide Bandgap Power Devices Appl., 2014, pp. 7-12.
[29] L. Xiao, L. Wu, J. Zhao, and G. Chen, "A normalized quantitative method for GaN HEMT turn on overvoltage modeling and suppressing," IEEE Trans. Ind. Electron., vol. 66, no. 4, pp. 2766-2775, 2019.
[30] K. Gauen, "The effects of MOSFET output capacitance in high frequency applications," in Proc. IEEE Ind. Appl. Soc. Annual Meeting, 1989, pp. 1227-1234.
[31] M. R. Ahmed, R. Todd, and A. J. Forsyth, "Predicting SiC MOSFET behavior under hard-switching, soft-switching, and false turn-on conditions," IEEE Trans. Ind. Electron., vol. 64, no. 11, pp. 9001-9011, 2017.
[32] H. W. Johnson and M. Graham, High-speed digital design: a handbook of black magic. Prentice Hall Upper Saddle River, NJ, 1993.
[33] D. Reusch and J. Strydom, "Understanding the effect of PCB layout on circuit performance in a high frequency gallium nitride based point of load converter," IEEE Trans. Power Electron, vol. 29, no. 4, pp. 2008-2015, 2014.
[34] K. Wang, L. Wang, X. Yang, X. Zeng, W. Chen, and H. Li, "A multiloop method for minimization of parasitic inductance in GaN-based highfrequency DC-DC converter," IEEE Trans. Power Electron., vol. 32, no. 6, pp. 4728-4740, 2017.
[35] A. D. Callegaro, J. Guo, M. Eull, B. Danen, J. Gibson, M. Preindl, B. Bilgin, and A. Emadi, "Bus bar design for high-power inverters," IEEE Trans. Power Electron., vol. 33, no. 3, pp. 2354-2367, 2018.
[36] C. Chen, X. Pei, Y. Chen, and Y. Kang, "Investigation, evaluation, and optimization of stray inductance in laminated busbar," IEEE Trans. Power Electron., vol. 29, no. 7, pp. 3679-3693, 2014.
[37] J. Wang, B. Yang, J. Zhao, Y. Deng, X. He, and X. Zhixin, "Development of a compact 750 kVA three-phase NPC three-level universal inverter module with specifically designed busbar," in Proc. IEEE Appl. Power Electron. Conf., 2010, pp. 1266-1271.
[38] F.-Y. He, S.-Z. Xu, and C.-F. Geng, "Improvement on the laminated busbar of NPC three-level inverters based on a supersymmetric mirror circulation 3D cubical thermal model," J. Power Electron., vol. 16, no. 6, pp. 2085-2098, 2016.
[39] L. Popova, R. Juntunen, T. Musikka, M. Lohtander, P. Silventoinen, O. Pyrhönen, and J. Pyrhönen, "Stray inductance estimation with detailed model of the IGBT module," in Proc. IEEE Eur. Conf. Power Electron. Appl., 2013, pp. 1-8.


[^0]:    This work was supported by The Boeing Company and NASA. This work also made use of the Engineering Research Center Shared Facilities supported by the Engineering Research Center Program of the National Science Foundation and DOE under NSF Award Number EEC-1041877 and the CURENT Industry Partnership Program.
    H. Gui, R. Chen, J. Niu, R. Ren, B. Liu, L. M. Tolbert, F. Wang, B. J. Blalock, and D. Costinett are with the Department of Electrical Engineering and Computer Science, The University of Tennessee, Knoxville, TN 37996 USA (e-mail: hgui@ vols.utk.edu; rchen14@ vols.utk.edu; jniu3@vols.utk.edu; rren3@vols. utk.edu; bliu16@vols.utk.edu; tolbert@utk.edu; fred.wang@utk.edu; bblalock@ tennessee.edu; daniel.costinett@utk.edu).
    Z. Zhang is with the Zucker Family Graduate Education Center, Clemson University Restoration Institute, North Charleston, SC 29405 USA (e-mail: zheyu.zhang@ieee.org).
    B. B. Choi is with the NASA Glenn Research Center, Cleveland, OH 44135 USA (e-mail: benjamin.b.choi@nasa.gov).

