


A Medium-Voltage Transformer with Integrated Leakage Inductance for 10 kV SiC-Based **Dual-Active-Bridge Converter**

Zihan Gao¹, Haiguo Li², Fred Wang^{1,3} ¹ The University of Tennessee, Knoxville ² ABB Corporate Research Center

³ Oak Ridge National Laboratory

BACKGROUND AND OBJECTIVES


- MV SiC MOSFETs enable on reducing stages & volume of MV DC/DC converters and bring more challenge on the insulation design & parasitics control.
- Leakage integration in MV transformer eliminates the bulky insulated series inductor but may introduce high loss due to leakage flux.
- Parasitic capacitances interact w/ frontgrounding converter. end loop,



generating EMI.	9.00.00.9	¢FLIR 2	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	AddAddAdd10 ms/div100 ms10 VAuto,ArNewNewNewSR: 12.5 M5/s80 ns/ptS8 ns/ptSample: 12 bit0 Acqs
		Fig. 1: Thermal image w/	Fig. 2: Waveform of MV transformer current w/ impact	
		leakage induced eddy curre	nt of parasitic capacitances	


LEAGE INTEGRATION WITH REDUCED EDDY CURRENT LOSS

- Shell-type transformer, interleaved winding for LV winding to reduce leakage inductance.
- Ferrite bridges added to generate extra leakage flux. The leakage inductance can be tuned by the air gap in ferrite bridges.
- Cores can be further sliced to reduce eddy current.



EXPERIMENTAL TEST INSULATION WITH REDUCED PARASITIC CAPACITANCE

- Partially shielding used to confine only part of electric filed.
- "Edge termination" needed for shielding boundary.
- Prototype built for 850/6700-V 16.7-kW DAB converters using 10-kV SiC devices.



CONCLUSION

- Ferrite bridges can efficiently integrate the leakage inductance. The leakage eddy current loss can be further reduced by slicing cores.
- Partial shielding reduces capacitance for shielded winding, while edge termination is needed for field shaping.







